Subthreshold Leakage Modeling and Estimation of General CMOS Complex Gates
نویسندگان
چکیده
A new subthreshold leakage model is proposed in order to improve the static power estimation in general CMOS complex gates. Series-parallel transistor arrangements with more than two logic depth, as well as non-seriesparallel off-switch networks are covered by such analytical modeling. The occurrence of on-switches in off-networks, also ignored by previous works, is considered in the proposed analysis. The model has been validated through electrical simulations, taking into account transistor sizing, operating temperature, supply voltage and threshold voltage variations.
منابع مشابه
A Test Environment for Validation of Subthreshold and Leakage Current Estimation Method in CMOS Logic Gates
Several analytical methods for estimating the subthreshold and gate oxide leakage currents in CMOS circuits have been presented in the literature. However, such currents are strongly dependent on the fabrication process targeted, and the methods present different prediction data accuracy according to the profile of logic gates, in terms of transistor arrangements, stacked devices, and gate sizi...
متن کاملModeling and Estimation of Total Leakage in Scaled CMOS Logic Circuits
Dramatic increase of subthreshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage in scaled devices, result in the drastic increase of total leakage power in a logic circuit. In this paper a methodology for accurate estimation of the total leakage in a logic circuit based on the compact modeling of the different leakage current in scaled devices has been developed. Curre...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملModeling and Estimating Leakage Current in Pass Transistor Logic Networks
This paper reviews the modeling of subthreshold leakage current and proposes an estimation method for passtransistor logic circuit. The estimation method takes into account the subthreshold current at the output buffer as well as in the logic network, where only single offtransistors are responsible for the standby current during the steady state analysis. The proposed leakage model has been va...
متن کاملLeakage Current Modeling in Sub - micrometer CMOS Complex Gates
..................................................................................................... 10 RESUMO.......................................................................................................... 11
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007